



Road to Chiplets: Data & Test

November 9 - 11, 2021

3DIC Test Challenges, Trends and Solutions – An EDA Perspective

Wu Yang

Technical & Foundry Programs Manager

Siemens EDA




SIEMENS

Contents

- Understanding 3DIC Market and Test Challenges
- IEEE1838 for 3DIC Testing
- 2.5 D Test Methodology
- 3D Stack Test Methodology
- Conclusion

Understand 2.5D and 3D Test Challenges


2.5D (in production)



- More die DFT pins accessible at package

- Across die 1149.1 compatible TAP
- Scan data path
- Die pattern retarget to package
- Die2die tests

3D (anticipate production 2022)




- DFT pins accessible only through base die

- Setup has to go through base die
- Serial & flexible parallel port (FPP) support
- Cost, pin count, low power & automation
- Compliances to standards

IEEE1838 for 3DIC Testing

IEEE 1838 addresses


- A standardized die DFT infrastructure for inter die integration
- Hardware and protocol



Possible logic between DWRs (die wrapper register) and IOs

IEEE1838 doesn't

- Differentiate requirements for 2.5D and 3D
- Provide an operation language
- Discuss how to do the DFT and test




Flexible parallel port (FPP)

Existing DFT Technologies Enable 3DIC Testing

DFT

Hierarchical DFT for high-quality, cost-effective manufacturing test



Operations

Solutions to accelerate first silicon shipments and time to profitability



Connect

End-to-end automation for fastest time-to-market


Safety

ISO26262 and FuSa ready DFT extensions and partnerships




Existing DFT Technologies Enable 3DIC Testing

- Plug-and-play iJTAG infrastructure improves automation efficiency
 - Universal method to integrate any IEEE 1687/1149.1 compliant IP




- Streaming scan network (SSN)
 - Save DFT development time
 - Eases routing and timing closure
 - Up to 4X test time and volume reduction
 - Low pin & low power



2.5D DFT Methodology


- 2.5D DFT infrastructure
 - 2.5D 1149.1 compliant TAP
 - Package-level BSDL for PCB test
 - JTAG support for IO BIST, PHY support
- 2.5D wafer-level die test
 - Regular hierarchical DFT
- 2.5D die test in package
 - Pattern re-targeting to package
- 2.5D die-to-die test
 - BSDL-based ATPG
 - Interposer test utilizing die greybox based hierarchical DFT



IEEE Standards
(i.e. 1149 specific)





New DFT
Advancements





3D DFT Methodology

- 3D DFT infrastructure
 - IEEE 1838 compliant TAPs & FPP using SSN
- 3D wafer-level die test
 - Die wrapper register analysis and insertion
 - hierarchical DFT
- 3D die test in package
 - Hierarchical DFT for pattern rearget
 - SSN broadcast to dies in package
- 3D die-to-die test
 - ATPG based on package-level Verilog and graybox views of dies
- Multiple standards are needed
 - IEEE 1838, IEEE 1687, IEEE 1149.1/6/10, IEEE 1500 and etc



Die to Die Test



J. Reynick, Session 6C,
VLSI Test Symposium,
2019


Types	Die IOs driven by BS Cells	Die IOs driven by wrap cells (logic between wrap cells and IOs)
<ul style="list-style-type: none"> • Low speed • Diagnosis 	<ul style="list-style-type: none"> • Pattern gen w/ die BSDs as inputs • Diagnosis to be supported 	<ul style="list-style-type: none"> • D2D ATPG with low speed clock • Automatic diagnosis
<ul style="list-style-type: none"> • At speed • Diagnosis 	<ul style="list-style-type: none"> • D2D atpg, or D2D snake test <ul style="list-style-type: none"> ◦ Clocks sync-up across dies w/ Tessent OCC • Automatic diagnosis w/ at-speed pattern 	
<ul style="list-style-type: none"> • High speed 	<ul style="list-style-type: none"> • iJTAG hook up to custom SerDes IO BIST 	

External Memory HBM (e.g. HBM2) Support

- HBM2 comes with
 - IEEE 1500 interface
 - Embedded MBIST in HBM2 stack, operational through IEEE 1500 interface
 - Other embedded features like IO repair

- Two Memory BIST tasks

- 1 Connect to and operate the embedded HBM2 MBIST through the IEEE 1500 / IEEE 1687 integration
- 2 If desired, implement a MBIST to connect to the PHY



3D IC Reference Flow and ITC Exposure

Session 1C: Start to Finish; 2.5D and 3D Device Testing Challenges and Solutions

Chair: [Martin Keim](#)
Moderator: [Jeff Rearick](#)

TALK 1: MODERATOR INTRODUCTION, JEFF REARICK, AMD
TALK 2: TESTING CHALLENGES AND SOLUTIONS FOR ADVANCED PACKAGING TECHNOLOGIES - A FOUNDRY PERSPECTIVE, DR. SANDEEP KUMAR GOEL, TSMC
TALK 3: DESIGNING AND TESTING 3D DEVICES - A FABLESS COMPANY PERSPECTIVE, YUN HEO, SAMSUNG
TALK 4: 3DIC TEST CHALLENGES, TRENDS AND SOLUTIONS - AN EDA PERSPECTIVE, WU YANG, SIEMENS DIGITAL INDUSTRIES SOFTWARE

ITC'21 Session 1C

Chipllets: Wonderful and Challenging at Once

[Jeff Rearick](#)
AMD Senior Fellow

2021 IEEE International Test Conference | Virtual | October 12, 2021



Testing Challenges and Solutions for Advanced Packaging Technologies - A Foundry Perspective

[Sandeep K Goel, TSMC](#)

International Test Conference (ITC), Virtual, Oct 12, 2021



INTERNATIONAL TEST CONFERENCE
OCTOBER 10-15, 2021

3DIC Test Challenges, Trends and Solutions - An EDA Perspective (Session 138-4)

[Wu Yang](#)
Technical & Foundry Programs Manager

Siemens EDA

IEEE Special Session on 3DIC, 138-4 | October 2021

Siemens has also partnered with TSMC to build a Design for Testability (DFT) flow for TSMC's 3D silicon stacking architecture. Siemens' Tessent™ software provides a leading-edge DFT solution based on hierarchical DFT, SSN (Streaming Scan Network), enhanced TAPs (test access ports) and IEEE 1687 IJTAG (internal joint test action group) network technologies, all of which are IEEE 1838 compliant. Designed for scalability, flexibility and ease-of-use, the Tessent solution helps customers optimize resources associated with IC test technology.

SIEMENS

Plano, TX, USA, 26 October 2021

Siemens collaborates with TSMC on design tool certifications for TSMC's advanced technologies and other industry milestones



Ongoing collaboration with longtime foundry partner TSMC has resulted in an array of new product certifications, and that the companies have reached key milestones for cloud-enabled IC design, as well as for TSMC 3DFabric, TSMC's comprehensive family of 3D silicon stacking and advanced packaging technologies.

Today at the TSMC 2021 Online Open Innovation Platform® (OIP) Ecosystem Forum, Siemens Digital Industries Software announced that ongoing collaboration with longtime foundry partner TSMC has resulted in an array of new product certifications, and that the companies have reached key milestones for cloud-enabled IC design, as well as for TSMC 3DFabric™, TSMC's comprehensive family of 3D silicon stacking and advanced packaging technologies.

The Siemens EDA offerings recently certified for TSMC's N3 and N4 processes include the Calibre® nmPlatform, Siemens' industry-leading physical verification solution for IC sign-off, as well as the Analog Siemens has also partnered with TSMC to build a Design for Testability (DFT) flow for TSMC's 3D silicon stacking architecture. Siemens' Tessent™ software provides a leading-edge DFT solution based on hierarchical DFT, SSN (Streaming Scan Network), enhanced TAPs (test access ports) and IEEE 1687 IJTAG (internal joint test action group) network technologies, all of which are IEEE 1838 compliant. Designed for scalability, flexibility and ease-of-use, the Tessent solution helps customers optimize resources associated with IC test technology.

"Siemens continues to increase its value to the TSMC OIP ecosystem by offering more features and solutions in support of our most advanced technologies," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "We look forward to our continued collaboration with Siemens to help our mutual customers accelerate silicon innovations with design solutions combining Siemens' leading-edge electronic design automation (EDA) technologies with TSMC's latest process and 3DFabric technologies."

Finally, Siemens' close collaboration with TSMC recently enabled the Calibre tools to demonstrate dramatic performance and scaling improvements for one of the world's foremost IC design firms within a leading cloud computing environment. Made possible by the optimization of the latest setup, decks and engine technologies for cloud environments within Calibre, these advancements can help joint customers realize faster time-to-tapeout and time-to-market. To learn more, please make plans to view Siemens' technical presentation during the TSMC 2021 Online OIP Ecosystem Forum.

SIEMENS

Conclusion

- **3DIC test solution built upon both existing technologies and new advancements**
 - Hierarchical DFT, SSN and IJTAG provide a solid foundation
 - IEEE1838 hardware and lots of enhancements make 3D solution available
- **3DIC is a Moving Target**
 - Heterogeneous die support using different DFT vendor solutions
 - Interposer test during stacking
 - Redundant IO & lane and their repair requirements
- **Call for an all-industry collaboration to enable 3DIC ecosystem for testing**
 - Build reference flows
 - Define standard interface for die to die communication and data exchange if using different DFT vendor solutions

Thank You!

Thank you sponsors!

ADVANTEST®



SYNOPSYS®



Amkor's Differentiators



Technology

Advanced Packaging Leadership
Engineering Services
Broad Portfolio



Quality

QualityFIRST Culture
Execution
Automation



Service

Design & Test Through Drop Ship
Manufacturing Footprint
Local Sales & Support

Global Companies Rate Advantest THE BEST ATE Company 2021



Advantest receives highest ratings from customers in annual VLSIresearch Customer Satisfaction Survey for 2 consecutive years.

Global customers name Advantest THE BEST supplier of test equipment in 2020 and 2021, with highest ratings in categories of:

**Technical Leadership – Partnership – Trust
– Recommended Supplier – Field Service**

“Year-after-year the company has delivered on its promise of technological excellence and it remains clear that Advantest keeps their customers’ successes central to their strategy. Congratulations on celebrating 33 years of recognition for outstanding customer satisfaction.”

— Risto Puhakka, President VLSIresearch

SYNOPSIS[®]

Silicon to Software[™]

COPYRIGHT NOTICE

This presentation in this publication was presented at the **Road to Chiplets: Data & Test** (November 9-11, 2021). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org