



Road to Chiplets: Data & Test

November 9 - 11, 2021



www.meptec.org

Lifetime performance and health monitoring of high bandwidth, die-to-die interfaces using chip telemetry

November 9-11, 2021

Nir Sever, Senior Director of Product Marketing



proteanTecs **Leading a New Category**

Deep data health & performance monitoring
for advanced electronics

Founded in 2017 by
industry leaders and
**co-founders of
Mellanox**



Addressing
industry-wide
challenges of
scale



**Production
proven** in
28/16/7/5nm




Customers in multiple key segments
including **Datacenter, Automotive,
and Communications**



New category with a
multi-disciplinary
approach



Global Footprint



● HQs

● Sales & support

● R&D

Responsibility moves to the machine



- Electronics everywhere
- 24/7 availability
- As-a-service

A siloed industry unprepared for scale

Warranty claim rates

12-18 months of chip debugging	2.7% of product revenue	50% of fault investigations inconclusive	1 car failure per hour
--	-----------------------------------	--	----------------------------------


Mega functionality




- Advanced technologies
- Quality/ performance tradeoffs
- Surging costs

More Than Moore

- Allow overcoming reticle size limitations for large devices
- Improve yield: Yield goes down exponentially with size but with tiling, it is linear
- Allow hybrid devices: Each IC in a SiP can be manufactured at a different process:
 - CPU/GPU/NPU/TPU on latest CMOS technology
 - DRAM on DRAM process
 - Wireless/RF on Analog RF process
- Support “economies of scale” with Chiplet
 - Uses the same building block multiplied according to application instead of multiple designs



Different Technologies, **Similar Challenges**



Visibility at Every Stage



Multi-Pillar Solution

Deep Data

Universal Chip Telemetry™ (UCT) with on-chip Agents

Machine Learning



Agent fusion and inference with ML algorithms

Cloud & Edge Analytics


Advanced analytics for actionable insights



Automated insertion tools





Universal Chip Telemetry™ (UCT)




On-chip Agents


- Parametric measurements
- High coverage & high resolution
- Minimal PPA penalty
- Operate in mission-mode
- Sense the surrounding electronics and applications



Operational Monitoring



Interconnect Performance & Degradation Monitoring




Performance and Degradation Monitoring



Classification and Profiling


Proteus™ for D2D Connectivity

- General Purpose
 - InFO™, CoWoS™, 3DFabric™, EMIB
 - Glink™, AIB, HBM3, OpenHBI, BoW, and counting...
- Based on ongoing tracking of the signal timing at the receiver (margin to failure)
 - Per lane, in mission mode, and no impact on signal
- Wide speed range: 2GHz (4Gb/s DDR) to 8GHz (16Gb/s DDR)
- Full eye visibility for DDR signals:
 - Setup and Hold to positive and negative edges of reference clock
- Same Agent, all signal types:
 - Rx only, Tx only and Bidirectional
 - Single-ended and Differential
 - Single side monitoring (e.g. HBM3) or both



Complete System Level Solution


- Synthesizable RTL for simple IC integration
- APB standard bus interface to Host CPU
- JTAG and I2C interfaces for external control



Introducing Proteus™ Platform


Health & performance monitoring has never been easier

Flexible, easy-to-use and deep lifecycle analytics for advanced electronics




Proteus Targeted Analytics


Chip Production



Fast Ramp-Up with Higher Confidence




DPPM Reduction



Shift-Left Decisions

System Production



Correlation Between Value Chain Stages




Power Optimization




System & Application Optimization

In-Field



Predictive Maintenance




Predictive Functional Safety



RMA Reduction with Fast Time-to-Resolution

Actionable **Common Data Language**




Use Cases & Capabilities

Providing Visibility of Lane Integrity


BKM

Pass/Fail



proteanTecs


Lane Grading



- Signal integrity grading
- Performance grading

High Coverage New Product Introduction


BKM



- Go / No Go
- Worst case margin per group
- Low coverage, low volume
- Time consuming
- Labor intensive

Low visibility → Low confidence

proteanTecs




- Parametric
- Full eye visibility per pin
- All pin coverage
- Fast, immediate, during standard test
- Analytics at the click of a button

High visibility → High confidence

Silicon Proven: Lane Grading



Per pin signal quality map*:




* CoWoS lines were intentionally routed beyond their spec limits

Measured in GUC's 5nm HBM2E 3.2 Gbps Test Chip

Parametric **Volume Manufacturing Screening**

BKM




Risk of quality escapes

- Go / No Go
- Worst case margin per group
- No correlation to other chips

Low visibility → High DPPM

proteanTecs



- Parametric
- Margin per pin
- Correlation of entire chip population


High visibility → Low DPPM

Silicon Proven: Outlier Detection*




- Lane degradation monitoring and repair at test
- Based on Rx slew rate

Far-End Integrity Insight per Channel and Pins in Channel



Rx Signal Amplitude at Pin




Measured in GUC's 7nm and 5nm HBM2E 3.2 Gbps Test Chips

* CoWoS lines were intentionally routed beyond their spec limits

In System **Connectivity** Visibility

Parametric observability in system



No impact on measured signal

In-field Degradation Monitoring & Predictive Maintenance


BKM

Who owns the problem?



- Risk of failures in field
- RMAs / epidemics



proteanTecs



- Predictive maintenance
- Alerts on faults before failures
- In mission mode!

Lane Integrity in Lifetime Operation



Shorts start to develop between lines over time



- Lower margin detected in one of the lanes in group D
- User is alerted on degradation prior to system failure
- Lane is replaced with a good lane

Silicon Proven: Degradation Monitoring

- Lane degradation monitoring and repair, in mission-mode*
- Based on near-end and far-end integrity insights



Measured in GUC's 7nm and 5nm HBM2E 3.2 Gbps Test Chips

* ASIC buffer strength intentionally weakened to emulate u-bump resistance change

A Complete Solution for **Lifecycle Visibility**



NPI

Accurate per-pin characterization

- Parametric measurements per-pin
- Eye diagram visualization
- Manufacturing limits setting during NPI



Production

High confidence production testing

- Parametric outlier detection per-pin
- Identify marginal pins candidate for spare lane swapping as early as Final Test
- Early alert on manufacturing line pandemics



In-Field

Uninterrupted service availability

- Continuous per-lane health and degradation monitoring in mission mode
- Alert on threshold crossing before system failure
- Allows for proactive lane repair or whole module swap in the field


Thank you.



www.proteanTecs.com



info@proteanTecs.com



Thank you sponsors!


ADVANTEST®



SYNOPSYS®



Amkor's Differentiators



Technology

Advanced Packaging Leadership
Engineering Services
Broad Portfolio



Quality

QualityFIRST Culture
Execution
Automation



Service

Design & Test Through Drop Ship
Manufacturing Footprint
Local Sales & Support

Global Companies Rate Advantest THE BEST ATE Company 2021



Advantest receives highest ratings from customers in annual VLSIresearch Customer Satisfaction Survey for 2 consecutive years.

Global customers name Advantest THE BEST supplier of test equipment in 2020 and 2021, with highest ratings in categories of:

**Technical Leadership – Partnership – Trust
– Recommended Supplier – Field Service**

“Year-after-year the company has delivered on its promise of technological excellence and it remains clear that Advantest keeps their customers’ successes central to their strategy. Congratulations on celebrating 33 years of recognition for outstanding customer satisfaction.”

— Risto Puhakka, President VLSIresearch

SYNOPSIS[®]

Silicon to Software[™]

COPYRIGHT NOTICE

This presentation in this publication was presented at the **Road to Chiplets: Data & Test** (November 9-11, 2021). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org