

Road to Chiplets: Architecture July 13 & 14, 2021





Road to Chiplets

Sandeep Bharathi


Executive Vice President, SOC Central Engineering, Marvell

MEPTEC, Microelectronics Packaging & Test Engineering Council July 13, 2021


Why not only monolithic?

- Different functions don't always want to be on the same chip:
 - IO function, RF, analog and memory
- Due to:
 - Technology fit
 - Schedule
 - Modularity
 - Cost
- Reticle starting to get "too small"


AMD EpycTM 2 (Rome) processors



Data converters



HBM memory




Modularity

Distributing functions between multiple dies


Breaking the problem to smaller pieces


Addressing the full reticle limitation


Overall yield improvement




Marvell Switch









Partitioning and interfaces






Chiplets – Area vs. cost consideration




Package cost considerations

- Increasing % of overall product cost
- 2 key variables for substrate cost:
 - Size
 - Typically determined by # of I/Os & power needed
 - Build-up layers
 - Adding a layer increases substrate cost by 25-30%
 - Additional 2 layers (5-2-5 → 7-2-7) increases substrate cost by 55-70%
- Very large substrates are becoming increasingly expensive




Next generation network switch – "50T"

Network switch bandwidth [Tbps]




- 50T network switch is around the corner
- Drives > 90mm package size
 - Unless we find other ways to get the data off the module

50T on one chip?





50T on one chip!



Chiplet time to market advantage


- Technology scaling
 - SerDes scaling benefits are relatively minimal in very advanced nodes
 - 3nm silicon cost, yield and IP availability will be challenging
- N-1 node
 - Interface IP available
 - Create (N-1)nm interface chiplets
- N node
 - Use XSR for ASIC-to-chiplet communication
 - Leverage (N-1)nm interface chiplets






Solutions for integrated optics

- Future of scalable systems
 - High bandwidth die-to-die interconnect
 - Chiplet based switching
 - SerDes technology
 - Low power / High bandwidth density
- Next generation optical interconnect
 - Proven Optical and DSP technology
 - Compact form-factor co-packaged optics (CPO)
 - Enabling scalable, future proof electrical to optical systems
 - Reduce power by moving the optics onto the package with the switch




Global communication trends from copper to optics



Source: https://blogs.cisco.com/sp/co-packaged-optics-and-an-open-ecosystem

Future Carrier and Data Center switching



Summary

- Chiplets and modular designs for multiple reasons
 - Integrate content that doesn't want to be on the same chip
 - Cost and yield
 - Schedule and IP availability
- Chip-to-chip Interface determines what package technology is needed
- Package complexity must be optimized to reduce total product cost
 - Co-optimization between architecture and package is critical
- Chiplets and advanced packaging provide path to co-packaged optics



Thank You



Essential technology, done right[™]

Thank you sponsors!

ADVANTEST®





SYNOPSYS®

Global Companies Rate Advantest THE BEST ATE Company 2021



Advantest receives highest ratings from customers in annual VLSIresearch Customer Satisfaction Survey for 2 consecutive years.

Global customers name Advantest THE BEST supplier of test equipment in 2020 and 2021, with highest ratings in categories of:

Technical Leadership - Partnership - Trust - Recommended Supplier - Field Service

"Year-after-year the company has delivered on its promise of technological excellence and it remains clear that Advantest keeps their customers' successes central to their strategy. Congratulations on celebrating 33 years of recognition for outstanding customer satisfaction."

— Risto Puhakka, President VLSIresearch

Amkor's Differentiators





Technology

Advanced Packaging Leadership Engineering Services Broad Portfolio



Quality

QualityFIRST Culture Execution Automation



Service

Design & Test Through Drop Ship
Manufacturing Footprint
Local Sales & Support

SYNOPSYS®

Silicon to Software™

COPYRIGHT NOTICE

This presentation in this publication was presented at the **Road to Chiplets: Architecture Workshop** (July 13 & 14, 2021). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

