

# Road to Chiplets: Architecture July 13 & 14, 2021







## Road to Chiplets, and the Next 1000X

Ming Zhang
Strategy and System Architects, Synopsys
July 13, 2021

#### Outline



Why chiplets, and where




How architecture, design, and manufacturing are now different




How our industry can give wings to innovators of the next 1000X


## Why Chiplets






#### Common Use Cases






### Data Center & Networking Drive Growth



- ~\$6B by 2024 (CAGR of ~10%)
- ~\$60B by 2035
- Initially driven by HPC & Data Center
- Wireless Communications catching up

Source: IHS Markit, 2019

#### Diverse Applications Demand Diverse Tech & IP "Menus"




Source: Synopsys Marketing Team, 2020

#### Advanced Packaging Trend **Hybrid Bonding** Data Rate: 4~6Gbps **High Density Parallel PHY Silicon** Complexity Interposer Data Rate: 3.2 → 8Gbps Wafer Level High Speed Serial PHY **Packaging** Cost & Data Rate: 56Gbps **Organic Substrate** Data Rate: 112Gbps **Data Rates**


Die/Package Size, Density & IO Count


#### Advanced Packaging Landscape

Mapping of Players based on Technology



## How can We Help Chip Designers Innovate?







## New Design Targets of The Chiplet Era

#### **Traditional Design Target: PPA**

New Target #1
Diversity of Design

#### **Customer Want #1**

Explore the "menu" of functions and manufacturing options

#### Answer

Verified and interoperable blocks + manufacturing models

New Target #2 Velocity of Innovation

#### **Customer Want #2**

Napkin to product(s) faster

#### Answer

End-to-end integrated design flow supporting 3D design

New Target #3
Robustness of Products

#### **Customer Want #3**

Products can tolerate variations and partial failures

#### Answer

Silicon lifecycle management

### An Ideal Journey for Chiplet-Based Design



- Substrate choice
- Chiplet / IP choice
- Early PPA / Reliability / Cost



#### DESIGN RAPIDLY


- Design IP, RTL to GDS
- Optimization
- SKU Variation



#### MANUFACTURE ROBUSTLY

- Cost (Yield)
- Time to Volume
- In-field Safety, Security & Reliability

#### **Total Solution** = Interface IP + Design Platform + Manufacturing




Correct by Construction. Secure by Design.

**Manufacturing Enablement** 

**KEY:** Synopsys Technology

## How can We Help Chip Designers Innovate?



### **Enabling the New Design Targets**

Diversity of Design

Verified and interoperable blocks + manufacturing models


Velocity of Innovation

End-to-end integrated design flow supporting 3D design


Robustness of Products


Silicon lifecycle management

#### Interface IPs Adapt to Diverse Manufacturing Options & Use Cases




### Unified Design Platform from A to Z






#### Long Live the Chips


Silicon monitoring and data analytics improve design quality



## How can We Help Chip Designers Innovate?



#### **Total Solution** = Interface IP + Design Platform + Manufacturing



Correct by Construction. Secure by Design.

**Manufacturing Enablement** 

**KEY:** Synopsys Technology

## Chiplets are the Road to the Next 1000X

- Holistic system optimization across X, Y and Z dimensions
- Heterogeneous integration of 100+ best-in-class chiplets
- Billion+ 3D interconnects



## Thank you sponsors!

## ADVANTEST®





SYNOPSYS®

#### Global Companies Rate Advantest THE BEST ATE Company 2021



Advantest receives highest ratings from customers in annual VLSIresearch Customer Satisfaction Survey for 2 consecutive years.

Global customers name Advantest THE BEST supplier of test equipment in 2020 and 2021, with highest ratings in categories of:

Technical Leadership - Partnership - Trust - Recommended Supplier - Field Service

"Year-after-year the company has delivered on its promise of technological excellence and it remains clear that Advantest keeps their customers' successes central to their strategy. Congratulations on celebrating 33 years of recognition for outstanding customer satisfaction."

— Risto Puhakka, President VLSIresearch

## Amkor's Differentiators





#### Technology

Advanced Packaging Leadership Engineering Services Broad Portfolio



#### Quality

QualityFIRST Culture Execution Automation



#### Service

Design & Test Through Drop Ship
Manufacturing Footprint
Local Sales & Support

# SYNOPSYS®

Silicon to Software™

#### **COPYRIGHT NOTICE**

This presentation in this publication was presented at the **Road to Chiplets: Architecture Workshop** (July 13 & 14, 2021). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

