

KGx – Known Good x

September 7, 2022



Today's Presenters



Tom KatsioulasGSA Global



Marc Hutner
ProteanTecs



Jay Rathert KLA



Technical Program Committee (TPC)











Abram Detofsky Intel

Neal Edwards AMD

Zoe Conroy Cisco

Dave Armstrong
Advantest

Ira FeldmanFeldman Engineering



Support MEPTEC

Membership and sponsorship enable MEPTEC to produce events and publications with the highest quality technical content relevant to the packaging, test, and design communities.

Membership

- Registration discounts
- MEPTEC Report subscription

Join/renew at www.meptec.org

Sponsorship

Multiple levels of corporate sponsorships are available for virtual and upcoming in-person events.

Questions about joining or sponsoring? Please contact Bette Cooper bcooper@meptec.org







Quality Screening

Concepts and Advances for using IC

Manufacturing Defect Data to assess Known Good

Die

+ + + + + + + September 2022




Who is KLA?

And why are they in a Known Good Die discussion?

KLA in the chip fab


Two Areas to Control

Inspection



Find Defects

Metrology




Measure Parameters




KLA at a Glance





Semiconductor Process Control



Electronic Packaging & Components (EPC)



KLA Services





Our growing role in Quality


Is this die fit for purpose?

• Automotive • 5G • HPC • Industrial & IOT




Will it be reliable? Is this a known good die?

Increasingly complex packages
 Test uncertainty






Known Good Die: Increasing importance



Package Yield Loss from Escapes

Yield @ 2000 DPPM avg chiplet escape rate



One Bad Die or Interface Kills All







Current methods

Existing Fab Methods for Quality and Reliability

Fewer defects = higher yield = better quality






- Samples small percentage of wafers to identify defect types and sources
- Looks back to process: variation & excursions, systematic defects, random defects from tools & materials

Not all wafers or die will be measured



Current Method and Quality Escapes





Low yields and incomplete test coverage allow escapes




Manufacturing defect data

Stacked EWS and Defect Map








Useful KGD determination data



Optical Inspection Screening Adds Another Layer of Protection






Screening Challenges

Economics

- Fast enough to cover the WIP at multiple layers
- Acceptable cost of ownership
- Data quality
 - **Underkill:** Sensitive enough to see the defects
 - Overkill: Runtime defect categorization
 - Actionable: Data volume cleaning, distillation and normalization. Customized limits. Open format.

Single Maverick Wafer Excursion




- Legacy 5 wafers per lot sample
- ☐ Single wafer excursion





Designing a solution

I-PAT®: Inline Defect Part Average Testing






Categorize the defects

Runtime Information about each defect on the wafer



Not all defects are equal



User trainable categories or "bins"

- Extract defect attributes (digital thumbprint)
 - System:
 - Sensor and channel data
 - Physical
 - Embedded/surface
 - Size/aspect ratio
 - Location/region
 - Open vs. dense
 - Intensity/signal vs. background
 - Contrast/polarity
- Create expert training set with weightings






Assess their impact

Information about Each Defect on the Wafer






- Runtime Binning
- Machine vision + Al assigns defects to usertrained categories
 - Impact, not source
 - No SEM review


- **High Priority Defects**
- Mid Priority Defects Low Priority Defects




I-PAT: Aggregate score for every die



Analyze the Population








I-PAT data at the wafer level

- Numeric scoring by die
- User selectable limits
- Data granularity
 - Total score
 - FE vs BE
 - By layer
 - By die region
- Fab IP friendly

Reduces Noisy Fab Data to Actionable Information








Case Study

Escape Reduction: Recognizing Bad Die

I-PAT Score for worst 500 die (worst 0.5% of 100k die)




Die # (sorted worst to best)



Y-axis truncated

Escape Reduction: Recognizing Bad Die

I-PAT Score for worst 500 die (worst 0.5% of 100k die*)



truncated (99.5k die to the right)

Y-axis truncated

Die # (sorted worst to best)


32 highly defective die pass all tests



^{*}Net inkoff rate < 0.05%

Applying I-PAT to KGD: (large die population)

76,000 die HV Analog die, multi-layer inline defect (I-PAT) screening



I-PAT + Test: Better KGD decisions together

Test score	I-PAT score	
C.A.	1930	
√	✓	Confident good. KGD? Skip burn-in?
	X	Known Bad Die. Scrap sooner to save package, FT costs.
?	✓	Possibly good. Burn-in?
		Probably bad. Bin/Scrap
	X	Scrap

Communication challenge: Connecting/incentivizing stakeholders





Thank you

Questions?

COPYRIGHT NOTICE

This presentation in this publication was presented at the **Known Good X (KGx) Workshop** (September 7, 2022). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

