


Not Just Chips

April 4-6, 2023



www.meptec.org





Abstract

- ✓ 3D IC development from true 3D monolithic integration or through diversified advanced packaging technologies that include 3D WLP, 2.5X/3D interposer/substrate-based integration, 3D heterogeneous integration, or Chiplet has emerged as a faster alternative and more feasible strategy than planar transistors scaling as predicted in Moore's law.
- ✓ OSATs and Foundries have been the major players taking the initiative by offering 3D IC turnkey solutions that include the Test Strategy. However, 3D IC Test Methodologies and DFT solutions have still not been explored much in the global Packaging and Test Research community.
- ✓ Test challenges are obviously still complicated in certain aspects including specific function or parameter testability, defects narrowed down debugging, complex test coverage, and test economics. Determining the appropriate DFT methodology, Boundary Scan Description Language (BSDL) implementation, and how IJTAG complements this 3D IC test strategy for each specific product function and application will be the focus of this concept-level discussion.



What Drives the 3D Integration?









3D Market Drivers:

Consumer: mobile & gaming devices

- High-end Computing: Servers & Data Centers
- Communications and Telecom
- Automotive: EV
- Military and Aerospace
- Medical devices and Others
















Who are the 3D IC Players?





Semiconductor Ecosystem Mapping

	Chip Design	Wafer Fab	Wafer Level Packaging	Wafer Probe	Assembly Packaging	Final Test	System Level Test
IDM							In House Capacity
OEM							
Fabless							
IP Company							
Design House							
Fab Foundry							
OSAT							




Semiconductor Test Players Mapping

	Chip Design	DFT & IJTAG	Test Plan / Coverage	Test Development	Wafer Sort Service	Final Test Service	SLT Service
IDM							In Hous Capacit
OEM	Chi	ip Design ctionality &					
Fabless	Te	estability					
EDA Company							•
ATE / Equip Supplier	0		Test [Development			•
Fab Found	ry		Ob	everage coverage			
OSAT							




OSAT: IC Packaging & Test Turnkey Solution






Test Development & NPI






IC Test Fundamental




Test Program

IC Test Manufacturing





3D IC Testing







Scan Test

D Q

CLK

Non-scan







Scan

Source: Scan Test - Semiconductor Engineering (semiengineering.com)


Source: Introduction to Chip Scan Chain Testing (anysilicon.com)







DFT Standards




Source: IJTAG VS JTAG VS IEEE 1500 ECT | Technical Tutorial by Al Crouch, Vice-Chairman of the IEEE 1687 IJTAG Working Group



IEEE 1838 for 3D IC Stack


- ✓ Stack-Level Test Access Architecture.
- ✓DWR (Die Wrapper Register): scan chains to enable modular testing between adjacent dies.
- ✓ SCM (Serial Control Mechanism): single-bit test control to transport instructions to the stack test modes at various DWR.
- ✓ FPP (Flexible Parallel Port): scalable multi-bit test access mechanism to access die stack.
- √3D IC Stack Integrator: enables access to each layer in the stack.



Source: https://www.eetimes.com/ieee-1838-allows-test-access-to-every-die-in-3d-ic-stack/



Boundary Scan Description Language



Source: https://www.xjtag.com/about-jtag/bsdl-files/bsdl-and-svf-file-formats/



IJTAG Description Languages

IEEE P1687 IJTAG Standards:


- Instrument Connectivity Language (ICL)
- Procedural Description Language (PDL).

ICL

- Describes the IJTAG hardware architecture on a chip, scan paths, and the instruction registers associated with each scan path.
- SIB (Segment Insertion Bit) to activate or deactivate segments of scan path.

PDL


 Defines instrument's operations and functions that turns into test vectors associated with each IJTAG instrument embedded on a device.



Source: https://www.circuitnet.com/news/uploads/2/IJTAG_Tutorial_FINAL_circuitnet.pdf/



Automatic Test Pattern Generation (ATPG)




- Functional Defects : Stuck-at Fault Model
- Current Defects : Pseudo Stuck-at Fault Model (IDDQ)
- Speed Defects: At-speed Fault Model, Path Delay Fault Model

- ☐ ATPG Effectiveness: Modeled defects, Faults detection, and Patterns size.
- □ ATPG Efficiency: Full Scan, Synchronous Sequential, or Asynchronous Sequential, Level of Abstraction to represent gate, register-transfer, switch, and Test Quality.




ATE Platform Selection






Prober and Handler Selection





3D IC Test Strategy





Takeaway Conclusion

- ✓ 3D IC as the new format of microelectronics scale integration will continue to scale up as predicted in Moore's law.
- ✓ DFT at various standards is the DIRFT (Do It Right the First Time) strategy at the chip design stage.
- ✓ OSAT offers the 3D IC turnkey solution: diversified multidimensional heterogeneous Packaging and Test at the right ATE platform with a mutually defined Test Plan and SoW (Statement of Work).
- ✓ 3D IC Test Strategy is a cross-functional engineering program that involves multiple roles of Design, DFT, Packaging, Test Development, Product/Test, and Supply Chain Management.
- ✓ Semiconductor Industrial Community Collaboration for 3D IC Test Ecosystem is significantly required.





COPYRIGHT NOTICE

This presentation in this publication was presented at the **Not Just Chips** (April 4-6, 2023). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

