

Not Just Chips

April 4-6, 2023







The Challenges of Scaling Beyond Moore's Law and Into the World of 3DHI

John Park
Product Director

cadence°

Outline


Trends


3D Packaging vs Silicon Stacking


Conclusion




Simply Following **Moore's Law** Alone is No Longer the Best Technical and Economical Path Forward












SiP/MCM vs. Heterogeneously Integrated Chiplet-Based Architectures

The transition from system on a chip (SoC) to system in a package (SiP)



PCB to MCM/SiP Benefits
Smaller footprint
PCB simplification
Higher bandwidth
Lower power

SoC to HI Benefits

Reduced NRE costs


Shorter time to market

Larger than reticle size designs


More flexible IP use-model



Heterogenous Integration Leverages Multiple Packaging Technologies




The Needs of IC and Systems Designers are Converging



Things Have Changed For The Better...




- Yesterdays advanced IC packaging was often considered a necessary evil
 - Avoid negative impact on chip
 - Electrical, Thermal
 - Protect chip from the outside world
 - Redistribute IO to pitch more suitable for the PCB layout



- Todays advanced IC packaging is about adding value to end products
 - Multi-chip(let) solutions leading the way for "More than Moore" vision
 - Companies leveraging packaging technologies to create value and differentiation from their competitors
 - TSV, WLP and 3D stacking technologies providing a tremendous number of packaging options for all form-factors and budgets




Silicon Stacking The Next IC Packaging Paradigm Change is Here...



3D Packaging Versus Silicon Stacking (3DHI)


3D Packaging

- Solder-based connections (>25um)
- Each die designed independently
 - Black-box abstracts used for layout
- I/O buffer to I/O buffer signaling





Silicon Stacking


- Solder-free connections (<10um)
- Single RTL partitioned at implementation
 - Full detail of IC required for layout
- DBI, hybrid-bond, cu-to-cu, direct connection



Multi-Chiplet 3D Diverse Ecosystem Challenges










Die/Chiplet Overhang

Die/Chiplet Spacing to Substrate Edge

Die/Chiplet to Die/Chiplet Spacing








t Tombstone Effect (% size diff)

Die/Chiplet Stack Height



- PDK equivalent for the entire multi-chiplet assembly
- Historically, OSATs have not provided sufficient data to package designers
- Foundries need to provide the packaging engineer all the data he/she needs to produce manufacturing output of a design that can be assembled and tested
- Contents; tech files, libraries, assembly rules, substrate
 DFM, rule decks, and design templates
- Security and Test solutions




COTS Chiplets

- Most chiplet-based designs are in a closed ecosystem
- Business case for IP companies to provide 3rd type of IP
 - o CHIPLET.US
- Progress with chiplet exchange formats
 - o CDX, 3Dblox™
- Common communication interface
 - o AIB, UCIe, BoW, ...
 - Too many packaging options to standardize on a single interface




Multi-Chiplet 3D Flow Challenges





- Explosion in the number of design tools and required expertise mean complex design flows
- Common cross-domain platform for design aggregation and optimization (co-design)
- Capacity and performance impact on tools
- Support of existing and emerging 3D-IC standards
- Silicon stacking breaks traditional abstract die representation use model
- Package designers pivoting to foundry-based design and sign-off requirements




Analysis and Sign-Off

- o Early-stage and signoff-level thermal/power analysis
- STA with automated corner reduction
- SystemLVS with rule-deck-free methodology
- Stacked-die EMIR
- Stress and CMP planarity checks
- New 3D-IC test standards
- High-capacity EM/SI/PI to support very large structures (billions of instances)
- Compliance kits for new chiplet-to-chiplet communication standards


Top-Level Design Aggregation and Optimization

Stack management


(Supports 3Dblox[™])




Multi-design management with chip(let)-chip(let)-package-board signal-mapping




Early-Stage
Thermal/Power Analysis




Hierarchical Planning and Optimization of System-Level Design and Connectivity



System-level connectivity/stack alignment verification (SystemLVS)




System-level co-optimization




Advanced bump/TSV planning




Standards and Co-Design Support




Industry Standard Formats



TSMC 3Dblox[™]





ECO Flow With Layout Tools

Assembly Design Kits (ADK)

Monolithic Die Design To Silicon Stacking Implementation

Vertex Processing

Setup Engine


Rendering **Engine**

Smoothvision 2.0 anti-aliasing unit

Video

Processing


- High-capacity (>100M instances) database
- Support for multi-chip(let) heterogeneous integration
 - Multiple tech LEFs/multiple PDKs in a single tool
- Native 3D partitioning
 - Cross-chip(let) mixed placer
- Stack configurator
 - 3Dblox[™] support
- Automated TSV optimization
- 3D Visualization
- Co-design with package



Engine


Display Interface


HyperZ





Pivoting to Ultra-High-Density Multi-Die Packaging





Conclusion



For the past five decades, the electronic industry has thrived while enjoying the benefits of Moore's Law. But things are changing...**The economics of semiconductor logic scaling are gone**



Gordon Moore knew this day would come. **He predicted** that "It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected."



Providing the **best alternative to monolithic SoCs, advanced multi-chiplet 3D packages** have become a very attractive option for cost-sensitive complex designs



The generation of "More Than Moore" is here bringing new challenges and new opportunities

cādence®

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at https://www.cadence.com/go/trademarks are trademarks or registered trademarks or farm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or PCI-SIG. All other trademarks are the property of their respective owners.

COPYRIGHT NOTICE

This presentation in this publication was presented at the **Not Just Chips** (April 4-6, 2023). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

