

Road to Chiplets: Heterogeneous Integration Testability



March 15 & 16, 2022



Die and Probe Layout Strategies to Enable Probing Best Practices for Heterogeneous Integrated Products


Will Thompson, March 16





Contents


- Industry Call for KGD from Probe
- Microbumps and Probe Cards
- Hybrid Bump and Probe Layouts
- Employing Test Pads Among Microbumps
- Cost Savings and Compromise in Probe





Industry's Call for KGD

- Each Heterogeneous Integrated (HI) product contains multiple chiplets that each likely require probe test
- The exponential arithmetic of composite yield loss has led to calls for Known Good Die, or KGD, coming out of probe.
- Even for classical monolithic die, KGD gets expensive for two reasons
 - To test a leading-edge chip at speed while physically contacting each I/O and power pin on the die requires a very complex and costly tester and probe card
 - To verify a 100%-fault-free results in long test times → throughput of tester and probe card is low



Source: https://www.anandtech.com/show/9390/the-amd-radeon-r9-fury-x-review/3




Why do Customers Pay for Wafer Test?

Wafer Test Coverage			
Die Yield	High	Zero	Some
	Low	Some	Lots
	**	Low	High
		Packaging Cost	

- Probe is inherently a cost-saving product
 - Optimal utilization sacrifices KGD to keep the cost of probe low while preventing downstream scrap
- To maintain the ROI of probe, it is important to find ways to decouple probe pitch demands from rapidly tightening microbump pitches




Microbumps and Probe Cards




- Source: Loranger+Yaglioglu (FormFactor) and Oonk (Teradyne), IEEE Design & Test 2016
 - **Challenges**
- 50,000+ contacts in a one-centimeter square footprint: two to four times denser contacting patterns than an equivalent monolithic device.
- Microbumps have stringent probe-induced damage criteria to prevent downstream yield loss.
- Though the newest MEMs-type vertical probe arrays can accurately touch down on fine-pitch microbumps, it is often economically unfeasible

- Microbumps are a high-density (40-50 μm pitch) method to connect chiplets
 - Microbumps formed during wafer fab via electroplating instead of post-fab deposition





SEM After Probing




Marinessen, Direct Probing on Large Array... ITC 2014




Hybrid Bump and Probe Layouts

- Hybrid Bump Layout = allowing space for a bigger probe where large currents or high-power densities are required AND allocating fine-pitch, high-speed I/Os separately
 - Requires flexibility from wafer designer
 - Partitioning the real-estate on the die this way makes the job of probe a little easier which keeps the cost of the probe card down
- Enabling the use of lower-pitch probes enables higher current probes which are less likely to burn out during high-current testing
 - Probes that have exceeded their MAC exhibit planarity differences (right)



Example

A probe array with two different probe types. The powers and grounds are in the center of the array with more spacing to allow for a larger probe with 60% higher Maximum Allowable Current (MAC) and better Power Impedance (PI)





Source: Leong, Amy. "Hybrid MEMS Probe Technology..." Compass, FormFactor, 2019, compass.formfactor.com/wp-content/uploads/COMPASS19-Taiwan-Hybrid-MEMS-Leong.pdf



Employing Test Pads Among Microbump Arrays

- Designers can integrate dedicated probe pads within the component die design to enable use of traditional DRAM cantilever probe technology
 - Enables full-wafer contact → Higher parallelism → Lower cost test
 - Avoids directly probing the TSVs that will form the die-to-die connections in the multi-die stack
 - These "dummy" pads won't be used for wire-bonding, so the size and pad damage constraints can be relaxed.






- Requires effort and flexibility from wafer design
- Costs space on the die



Conclusion

- Increasing test complexity and coverage is unyielding
 - KGD is economically impractical to achieve continuously moving goalposts
- Creative methods to save cost on probe are not limited to the ones mentioned previously
 - Ex: Touching multiple microbumps with a single probe
 - Ex: Skipping some bumps while using BIST and DFT to make up for the loss in resolution
 - Ex: Reduce the compliance for overtravel requirements
 - ...and?
- Wafer and probe designers should communicate to find ways to loosen the demands of probe to achieve cost-effective testing





COPYRIGHT NOTICE

This presentation in this publication was presented at the **Road to Chiplets: Heterogeneous Integration Testability** (March 15 & 16, 2022). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

