

### Road to Chiplets: Data & Test

November 9 - 11, 2021



### Chip to Chip Interface Testing

Adam Wright

Ack. Ann Poh Gan, Ching Sia Lim

November 2021






### Agenda

- FPGA multichip variations
- Types of Development Partnerships
- Challenges
- Calls To Action
- Conclusion

# FPGA Application

- FPGAs are a magnet for chiplet integration
  - Forgiving as a mother chip
  - Already experts at fungible IO
- Product Benefits for our customers
  - Cost Reduction paths allow us to chop tiles, use lower cost mother FPGA
  - Known-good high-speed serial interfaces between product families




# Development Partnership Evolution

#### Single Vendor Codesign



- bends toward proprietary testing
- With no established standard will evolve into a closed ecosystem

#### Multiple Vendor Codesign



- Steps toward heterogeneous ecosystem
- Requires rigorous specification of the test approach


#### Ala Carte



- Durable standardized test approach
- Persistence and backward compatibility


### Designing System level DFX


Chip2Chip testing is a unique DFX challenge – system level test between two separate chips during packaged unit test





**External interface test Test** 





### Maintaining Manufacturing Alignment over Decade(s)

- We are constantly learning need to maintain legacy compatibility while advancing the art
- Chiplets can have lifetimes equivalent to any typical component
  - Only mother die/chiplet codesign was in 2015, all other improvements are leapfrogging between mother/tile


	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	
Mother Die A											
Mother Die B											
Mother Die C			- 2								
Mother Die D									10		
Tile A											<b>-</b>
TileB						j		- 31			And Beyond
Tile C											, ina beyona
Tile D			73				- 1	36			

## Mine, Yours, Ours

Root causing problems significantly more to dispose across vendors than discrete components

- Vendors responsible for PVT DPM coverage on components
- Vendors responsible for qual
- PCB a "DMZ" well understood interface between components
- Well defined component to component interface standards
- Clear quality criteria for each vendor in the system

#### Traditional PCB





Heterogeneous

Integration




- Vendors can only screen to the die level
- Package/integration qual becomes the integrators task
- PCB "DMZ" replaced by embedded, proprietary interconnect
- Inter package IO interfaces standards in infancy
- Quality criteria incomplete for chiplets delivered to the integrator



# Investment

- Need full recognition that C2C DFx requires system level coordination early
- Inter chip BIST compatibility
- Visibility to next gen interfaces
- Backward compatibility
- Standardized test access
- Failure Isolation capability
- Security and test need to play well together
- Overinvest instead of underinvest



## Develop Chiplets Like Components

- Accretive approach, avoid too much, too soon
- Ensuring support over chiplet lifecycle
- Develop C2C interfaces and standards with the same rigor and robustness of intercomponent protocols
  - Standardize inter-vendor handoffs and requirements (or intra vendor for that matter)

Chiplets as a full-blown product: Documentation, C2C interface characterization, Qual




 common PLC parameters: cost, lifetime, DPM

- CAD Ecosystem to support integration, common system level understanding among vendors and customer
- Good contracts make good partners make sure that negotiations include manufacturing requirements

### Getting to the Root of the Problem

 Need rapid vendor level failure analysis capability  Service Level agreements on debug

 Fungible across integrators, platforms, heterogeneous permutations



- Investment in physical isolation
  - Robust design and integrations

- Service Level agreements on debug
- Controlling debug TAT among vendors and products of differing maturity
- Can we compare and contrast to the PCB system debug model?

### Ensuring that the Customer Succeeds

- We are replacing an established integration model need to understand the challenges we are taking from the board/system design into the product
- "Designing-in" quality is the bedrock foundation of semiconductor and system success
- Continuous improvement to ensure quality early and often is a large investment
- Need the design investment in quality up front AND observability to drive effective cost reduction and quality assurance

# Final Thoughts

• 1% inspiration, 99% perspiration – to move to a manufacturable mix and match heterogeneous ecosystem requires significant investment from both technical and business perspective

- Overinvest in test, debug and failure isolation for these buried interfaces
  - Think of the investment we have for other standard genres of circuits (MBIST, ATPG), how do we get to that level of manufacturing efficiency

There needs to be an openness among vendors if we want an ecosystem thrive

#### Legal Notices

This presentation contains the general insights and opinions of Intel Corporation ("Intel") that are provided for informational purposes only and subject to change without notice. Statements in this document that refer to Intel's plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel's results and plans is included in Intel's SEC filings, including the annual report on Form 10-K.

Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Intel accepts no duty to update this presentation based on more current information. Intel is not liable for any damages, direct or indirect, consequential or otherwise, that may arise, directly or indirectly, from the use or misuse of the information in this presentation. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

Copyright © 2021 Intel Corporation.

Intel, the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others.

#### Thank you sponsors!

# ADVANTEST®



SYNOPSYS®





#### Amkor's Differentiators





#### Technology

Advanced Packaging Leadership
Engineering Services
Broad Portfolio



#### Quality

QualityFIRST Culture Execution Automation



#### Service

Design & Test Through Drop Ship

Manufacturing Footprint

Local Sales & Support

#### Global Companies Rate Advantest THE BEST ATE Company 2021



Advantest receives highest ratings from customers in annual VLSIresearch Customer Satisfaction Survey for 2 consecutive years.

Global customers name Advantest THE BEST supplier of test equipment in 2020 and 2021, with highest ratings in categories of:

Technical Leadership – Partnership – Trust – Recommended Supplier – Field Service

"Year-after-year the company has delivered on its promise of technological excellence and it remains clear that Advantest keeps their customers' successes central to their strategy. Congratulations on celebrating 33 years of recognition for outstanding customer satisfaction."

— **Risto Puhakka**, President VLSIresearch

# SYNOPSYS®

Silicon to Software™

#### **COPYRIGHT NOTICE**

This presentation in this publication was presented at the **Road to Chiplets: Data & Test** (November 9-11, 2021). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

