

Road to Chiplets: Data & Test

November 9 - 11, 2021



Dr. Sreejit Chakravarty, IEEE Fellow and Principal Engineer, Intel Corporation

Chip-lets Interconnect Test Challenges






CHIPLET INTEGRATION EXAMPLES

- LAKEFIELD Foveros
- 3D
- [Source: LKF-IntelNewsRoom]



At CES 2019, Intel Corporation previews a new client platform code-named "Lakefield." If features a hybrid CPU architecture with Intel's Foveros 3D packaging technology. Lakefield has five cores, combining a 10nm high-performance Sunny Cove core with four Intel Atom processor-based cores into a tiny motherboard for thin and light devices packed with performance, long battery life and connectivity. Intel displays how its technology is the foundation for the world's most important innovations and advances at CES 2019 from Jan. 8-11 in Las Vegas. (Credit: Intel Corporation)


- Programmable Devices –AIB
- 2.5D
- [Source: AIB-WhitePaper]





CHIPLET INTEGRATION EXAMPLE

"Big Iron Compute" Products often combine 2.5D and 3D interconnect technology





BIG IRON COMPUTE ENGINES







CHIP-LET INTERCONNECT

- Logic-on-logic die stacking
 - Face-to-Face microbump connections










CHIP-LET INTERCONNECT TEST PROBLEM

- Simple Circuit. But
- Challenges
 - No touch test
 - Large numbers
 - High density
 - Complicated failure mechanis
 - High failure rate, yield recover and repair
 - Fault isolation and debug


•






CHIP-LET INTERCONNECT CLUSTERING

- Wide? Each interconnect uses many signals – 100s of them
- Wide busses divided into clusters
 - Constrained by clock distribution/timing closure
 - 36, 48 signals per cluster
- Common clock
- Repair Infrastructure
 - Redundant Lane
 - Repair Signature
 - Repair Muxes
 - Support for Clock Testing







WHAT CAUSES INTERCONNECTS TO FAIL?



PHYSICAL: DEFECTS [X-Ray]





COUPLING
[Spice Simulation]




WHAT CAUSES INTERCONNECTS TO FAIL?

- Vcc/Vss shorts quite significant
 - Cannot be addressed during high volume manufacturing Or, can it be?
 - Addressed through physical design rules
- Defects targetable during High Volume Manufacturing (HVM) Tests
 - ~1/3 Shorts between signal and Vcc/Vss
 - ~1/3 Shorts between 2-signal line
 - Slightly less than 1/3 multiple line shorts
 - ~5% opens
- Short between clock and signal
- Shorts across clusters
- Coupling Failures
- X-ray based defect locations
 - Cannot differentiate between hard/resistive shorts
 - Cannot identify coupling issues



EVOLUTION OF CHIP-LET INTERCONNECTS




- 2 die stacking to multi-die stacking
- μBump to combination of μBump + DIR
 + TSVs ++
- Die-Die versus Wafer Stacking

- Pitch: 50μm to < 10μm
- Signal Frequency: 2 to 3 Ghz
- Lane count: 500 to 75,000




EVOLUTION OF CHIP_LET INTERCONNECT DEFECTS





INTERCONNECT TESTS

- LFSR Based tests have been the main stay of IO testing
- LFSR based tests will not be adequate
- More deterministic tests are needed



Pass/Fail Test Scorecard				
Defect		speed	LFSR	DET STRESS
Lane Open	Complete	slow		
	Partial	at-speed		
Lane to Power Short	Hard	slow		
	Resistive	at-speed		
Lanes Short	Hard	slow		
	Resistive	at-speed		
Lane to CLK	Hard	slow	??	??
	Resistive	at-speed	??	??
Coupling		at-speed	Unlikely	



ADDITIONAL INTERCONNECT TEST CONSIDERATIONS

- Single Data Rate, Double Data Rate
- Cluster level repair considerations
- On-die test and repair analogous to Array test and repair
 - Recommended
- Slow and at-speed, non-destructive, diagnosis capability
 - Identify fault location which die? interconnect?
- System Level Test
- Clocking
 - Single Data Rate, Double Data Rate
 - Inter-lane skew measurement
 - Clock duty cycle modification tests
 - Clock Repair
 - Synchronous, Asynchronous
- InField Test and Repair
 - Aging Related Failures
 - Increases availability



INTEROPERABILITY AND STANDARDS

- DWR concept in IEEE 1838 standard is inadequately to address the wide interconnect test problem
- A new standard, supporting interconnect test problems highlighted, is required



Thank You!



Thank you sponsors!

ADVANTEST®



SYNOPSYS®





Amkor's Differentiators





Technology

Advanced Packaging Leadership
Engineering Services
Broad Portfolio



Quality

QualityFIRST Culture Execution Automation



Service

Design & Test Through Drop Ship

Manufacturing Footprint

Local Sales & Support

Global Companies Rate Advantest THE BEST ATE Company 2021



Advantest receives highest ratings from customers in annual VLSIresearch Customer Satisfaction Survey for 2 consecutive years.

Global customers name Advantest THE BEST supplier of test equipment in 2020 and 2021, with highest ratings in categories of:

Technical Leadership – Partnership – Trust – Recommended Supplier – Field Service

"Year-after-year the company has delivered on its promise of technological excellence and it remains clear that Advantest keeps their customers' successes central to their strategy. Congratulations on celebrating 33 years of recognition for outstanding customer satisfaction."

— **Risto Puhakka**, President VLSIresearch

SYNOPSYS®

Silicon to Software™

COPYRIGHT NOTICE

This presentation in this publication was presented at the **Road to Chiplets: Data & Test** (November 9-11, 2021). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

