


## Allegro X Al Inputs and Outputs

Brings automation approach of IC digital design to PCB

Design Netlist and Constraints





PCB layout that can be used as generated or incrementally modified



#### Al In X Al


- Genetic Optimization
  - Chromosome contains "learned" good placement strategies
- Bayesian Optimization
  - Find the optimum set of hyper parameters used to guide automation
- Spectral Clustering
  - All Al Books contain k-means and other clustering techniques
- Monte Carlo Tree Search
  - Ala Alpha Go
- Convolution Neural Net as a Proxy for a Router
  - Infers the probability of routing success given a placement




## Allegro X Al Placement Technologies Under the Covers

### Extensive collection of AI and non-AI technologies powers X AI


## Monte Carlo Tree Search Cloud Compute to Learn How to Incrementally Improve a Design




## Convolutional Neural Net (CNN) Predicts Routability to Guide Placement Refinement



## Force Directed Placement Globally Optimizes Component Placement




## **Distributed Genetic Optimization**Optimize Component Orientation/Rotation



## Spectral Clustering Identifies Component Groupings




## **Route Aware Detailed Placement** *Placement Legalization and Aesthetics*






## Automatic PCB Design...Which Strategy?



## Route Prediction Problems

Can we predict the disconnects before we route?





## Route Prediction Problems

Building a Dataset


	Board 1	Board 2	Board 3	Board 4	Board 5	Board 6
Training Set Size	12,136	12,362	12,320	20,878	12,761	
Test Set Size	2,962	4,038	4,168	3,102	3,260	1,663


#### Simple







#### Test9





#### MFC\_TI\_Flyback\_Rev2







## **Route Prediction Problems**

Quick turn around and Automatic Labeling


BeagleBone







#### Coral







Galileo\_G87173\_204






## Learning to Score Designs How do NNs correlate with Routability?






## Disconnection Prediction Task — Via Patch Model U-Net Model

U-Net is a convolutional encoder-decoder that has shown success on image-to-image translation tasks




## **Disconnect Prediction Task**


Input feature:









Prediction:











## Allegro X Al Results

Transforming IC packaging and PCB

**PLACEMENT** 

3 days to 75 Minutes

WIRELENGTH


12% Improved MANUFACTURING

100% Compliant

ELECTRICAL ANALYSIS

**Optimized** 

Human



XAI

Leverages Cadence® OnCloud to evaluate 1000s of alternatives cadence®

## Allegro X Al

## Transforming IC packaging and PCB

**PLACEMENT** 

4 days to 2 hours

WIRELENGTH


1% Improved MANUFACTURING

100% Compliant

ELECTRICAL ANALYSIS

**Optimized** 

Human



XAI

Leverages Cadence® OnCloud to evaluate 1000s of alternatives cadence®

## Allegro X Al

Transforming IC packaging and PCB

**PLACEMENT** 

22 hours to 34 minutes

WIRELENGTH


10% Improved MANUFACTURING

100% Compliant

ELECTRICAL ANALYSIS

**Optimized** 

Human



XAI

Leverages Cadence® OnCloud to evaluate 1000s of alternatives cadence®

# cadence®

This presentation contained forward-looking statements based on current expectations or beliefs, as well as a number of preliminary assumptions about future events that are subject to factors and uncertainties that could cause our actual results to differ materially from those expectations or results described in the forward-looking statements. You are cautioned not to put undue reliance on these forward-looking statements, which are not a guarantee of future performance and are subject to a number of risks, uncertainties and other factors, many of which are outside Cadence's control.

2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <a href="https://www.cadence.com/go/trademarks">https://www.cadence.com/go/trademarks</a> are trademarks or registered trademarks or systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or Service marks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks or PCI-SIG. All other trademarks are the property of their respective owners.

## Thank you to our sponsors!













ASE is enabling the heterogeneous integration and chiplets era through VIPack™ while delivering sustainable advanced packaging innovations for...

AI | HPC | Data Center | Automotive | 6G | IoT | and more.







## **COPYRIGHT NOTICE**

This presentation in this publication was presented at the **AI for Semiconductors** (June 12-13, 2024). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by MEPTEC or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

www.meptec.org

